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Supercomputing’s nascent era was borne of the late 1940s and 1950s Cold War and increasing tensions be-
tween the East and the West; the first 
installations—which demanded ex-
tensive resources and manpower 
beyond what private corporations 
could provide—were housed in 
university and government labs in 
the United States, United Kingdom, 
and the Soviet Union. Following the 
Institute of Advanced Study (IAS) 
stored program computer architec-
ture, these so-called von Neumann 
machines were implemented as the 
MANIAC at Los Alamos Scientific 
Laboratory, the Atlas at the Univer-
sity of Manchester, the ILLIAC at 
the University of Illinois, the BESM 
machines at the Soviet Academy of 
Sciences, the Johnniac at The Rand 
Corporation, and the SILLIAC in 
Australia. By 1955, private industry 





History and the 
Immortality of Now
Jack Dongarra, University of Tennessee, Oak Ridge National Laboratory, 
and University of Manchester
Vladimir Getov, University of Westminster
Kevin Walsh, University of California, San Diego
A panel of experts discusses historical 
reflections on the past 30 years of the 
Supercomputing (SC) conference, its leading 
role for the professional community and some 
exciting future challenges. 
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joined in to support these initiatives 
and the IBM User Group, SHARE was 
formed, the Digital Equipment Corpo-
ration was founded in 1957, while IBM 
built an early wide area computer net-
work SAGE (Semi-Automatic Ground 
Environment), and the RCA 501, using 
all transistor logic was launched in 
1958.
In 1988, the first IEEE/ACM SC con-
ference in Kissimmee, Florida, was 
held. At that time, custom-built vec-
tor mainframes were the norm; the 
Cray Y-MP was a leading machine of 
the day, with a peak performance of 
333 Mflops per processor and could be 
equipped with up the eight processors; 
users typically accessed the machine 
over a dumb terminal at 9600 baud; 
there was no visualization; a single 
programmer would code and develop 
everything; and there were few tools 
or software libraries, and we relied on 
remote batch job submission. 
Today, as we approach SC’s 30th an-
niversary, late commodity massively 
parallel platforms are the norm. The 
HPC community has developed par-
allel debuggers and rich tool sets for 
code share and reuse. Remote access 
to several supercomputers at once is 
made possible by scientific gateways, 
accessed over 10 and 100 Gbps net-
works. High performance desktops 
with scientific visualization capabil-
ities are the chief methods we use to 
cognitively grasp the quantity of data 
produced by supercomputers. The Cold 
War arms race has been eclipsed by an 
HPC race, and we are living through a 
radical refactoring of the time it takes 
to create new knowledge—and, con-
currently, the time it takes to learn 
how much we don’t know. The  IEEE/
ACM SC conference animates the 
community and allows us to see what 
knowledge changes, and what knowl-
edge stays stable over time.
To review and summarize the key 
developments and achievements of 
HPC over the past 30 years, we have 
invited 6 well-known experts—Gordon 
Bell, Jack Dongarra, Bill Johnston, 
Horst Simon, Erich Strohmaier, and 
Mateo Valero—all of whom offer com-
plimentary perspectives on the past 
three to four decades of supercom-
puting. Their histories connect us in 
community.
COMPUTER: Looking back at the early 
years of electronic digital computers, 
what do you see as the turning points 
and defining eras of supercomputing 
that help chronicle the growth of the 
HPC community and the SC confer-
ence at its 30th anniversary?
GORDON BELL: In 1961, after I vis-
ited Lawrence Livermore National 
Laboratory with the Univac LARC, 
and Manchester University with the 
Atlas prototype, I began to see what 
supercomputing was about from a de-
sign and user perspective—namely, it 
was designing at the edge of the fea-
sibility envelope using every known 
technique. 
The IBM Stretch was one of these 
three 1960s computers aimed to 
achieve over an order of magni-
tude performance increase over the 
largest, commercial state-of-the-art 
computers. Doing everything known 
to be feasible for performance (for 
example, parallel units, lookahead, 
speculative execution). In pre-SC88, 
there were trials and failures, such as 
violations of Amdahl’s Law1 by Single 
Instruction Multiple Data (SIMD) and 
other architectures or pushing tech-
nology that failed to reach a critical 
production (such as GaAs). At the be-
ginning of the first generation of com-
mercial computing, Seymour Cray 
joined Control Data Corporation as a 
founder and quickly demonstrated 
a proclivity for building the highest 
performance computer of the day; in 
essence, he defined and established 
the tri-decade of supercomputing and 
the market. 
After the initial CDC 1604 (1960) 
introduction, Seymour proceeded to 
build computers without peer, includ-
ing the CDC 6600 in 1965, and CDC 
7600 in 1969. He then formed Cray Re-
search to introduce the vector proces-
sor Cray 1 (1976), which was followed 
by the multiprocessor Cray SMP (1985), 
YMP (1988), and last C90 (1991). From 
1965 through 1991, the Cray architec-
tures defined and dominated computer 
design and the market, which included 
CDC, Cray Research, Fujitsu, Hitachi, 
IBM, and NEC.
MACHINES OF THE FUTURE
“The advanced arithmetical machines of the future will be electrical in nature, and 
they will perform at 100 times present speeds, or more. Moreover, they will be 
far more versatile than present commercial machines, so that they may readily be 
adapted for a wide variety of operations. They will be controlled by a control card 
or film, they will select their own data and manipulate it in accordance with the in-
structions thus inserted, they will perform complex arithmetical computations at 
exceedingly high speeds, and they will record results in such form as to be readily 
available for distribution or for later further manipulation.”
—“As We May Think,” by Vannevar Bush (The Atlantic, July 1945)
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MATEO VALERO: I see the rise, fall, 
and resurgence of vector processors as 
the turning points of supercomputing. 
Vector processors execute instructions 
whose operands are complete vectors. 
This simple idea was so revolution-
ary, and the implementations were so 
efficient that the resulting vector su-
percomputers reigned supreme as the 
fastest computers in the world from 
1975 to 1995. Vector processors exploit 
data-level parallelism elegantly, they 
could hide memory latency very well, 
and they are energy efficient since they 
did not need to fetch and decode as 
many instructions. After some early 
prototypes, the vector supercomputing 
era started with Seymour Cray and his 
Cray 1.2 The company continued with 
Cray 2, Cray X-MP, and Cray T90, and fi-
nalized with the Cray X1 and X1E. Cray 
Research was building vector proces-
sors for 30 years. The implementation 
was very efficient partially due to the 
radical technologies that were used 
at the time such as transistor-based 
memory instead of magnetic-core 
and extra fast Emitter-Coupled Logic 
(ECL) instead of CMOS, which enabled 
a very high clock rate. This landscape 
was soon made more heterogeneous 
with the vector supercomputer imple-
mentations from Japan from Hitachi, 
NEC, and Fujitsu. The vector supercom-
puters introduced many innovations, 
from using massively multi-banked 
high-bandwidth memory systems, to 
multiprocessors with fast processor 
synchronization through registers, and 
to accessing memory by using scatter/
gather instructions. For example, for 
the first TOP500 list in 1993, 310 of the 
500 machines listed were vector pro-
cessors. But by 2007, only 4 vector pro-
cessors remained in the TOP500 list.
COMPUTER: What were the roots 
and reasons for starting the TOP500 
project?
JACK DONGARRA: The TOP500 proj-
ect (www.top500.org) has been track-
ing information about installations 
of supercomputers since 1993. A list of 
the 500 largest installations and some 
of their main system characteristics 
are published twice a year. Its simplic-
ity has invited many critics but has 
also allowed it to remain useful during 
the advent and reigns of giga-, tera-, 
and petascale computing. Systems are 
ranked by their performance of the 
Linpack benchmark,3 which solves a 
dense system of linear equations. Over 
time, the data collected allowed early 
identification and quantification of 
many trends related to computer ar-
chitectures used in HPC.4,5 
COMPUTER: How was the Linpack 
benchmark selected as a measure for the 
TOP500 ranking of supercomputers?
ERICH STROHMAIER: In the mid-
1980s, Hans W. Meuer started a small 
and focused annual conference series 
about supercomputing, which soon 
evolved to become the International 
Supercomputing Conference (www 
.isc-hpc.com). During the opening ses-
sions of these conferences, he used to 
present statistics collected from ven-
dors and colleagues about the num-
bers, locations, and manufacturers of 
supercomputers worldwide. Initially, 
it was relatively obvious which sys-
tems should be considered as super-
computers. This label was reserved for 
vector processing systems from com-
panies such as Cray, CDC, Fujitsu, NEC, 
and Hitachi, which competed in the 
market and each claimed theirs had 
the fastest system for scientific com-
putation by some selective measure. 
However, at the end of that decade the 
situation became increasingly more 
complicated as smaller vector systems 
became available from some of these 
vendors and new competitors (Con-
vex, IBM), and as massively parallel 
systems (MPPs) with SIMD architec-
tures (Thinking Machines, MasPar) 
or MIMD systems based on scalar 
processors (Intel, nCube, and others) 
entered the market. Simply counting 
the installation base for these systems 
of vastly different scales did not pro-
duce any meaningful data about the 
market. A new criterion for determin-
ing which systems could be counted 
as supercomputers was needed. After 
two years of experimentation with 
various metrics and approaches, Hans 
W. Meuer and I convinced ourselves 
that the best long-term solution was 
to maintain a list of systems in ques-
tion, ranking them based on the ac-
tual performance the system had 
achieved when running the Linpack 
benchmark. Based on our previous 
market studies we were confident that 
we could assemble a list of at least 500 
systems that we had previously con-
sidered supercomputers. This deter-
mined our cutoff.  
COMPUTER: There were other drivers 
beyond Cold War competition by the 
late 1970s and early 1980s, including 
the revolution in personal computing. 
What events spurred the funding of 
supercomputing in particular?
BELL: In 1982, Japan’s Ministry of 
Trade and Industry established the 
Fifth Generation Computer Systems 
research program to create an AI com-
puter. This stimulated DARPA’s de-
cade-long Strategic Computing Initia-
tive (SCI) in 1983 to advance computer 
hardware and artificial intelligence. 
SCI funded a number of designs, in-
cluding Thinking Machines, which 
was a key demonstration for displacing 
transactional memory supercomput-
ers. Also, in 1982, an NSF/Intel-funded 
Caltech hypercube-connected multi-
computer with 64 Intel microproces-
sor computers created by Charles Seitz 
and Geoffrey C. Fox was first operated 
to demonstrate efficacy and efficiency 
and stimulate further development, 
including, in 1985, commercial prod-
ucts from Intel and nCUBE.
In 1987, using a 1024-node nCUBE, 
Robert E. Benner, John L. Gustafson, 
and Gary R. Montry at Sandia National 
Labs won the first Gordon Bell Prize,6 
which was established to recognize 
progress in parallelism by showing 
that with sufficiently large problems, 
the serial overhead time could be 
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30 YEARS OF SC—ROUNDTABLE PANELISTS
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(DEC), where he where he led the 
development of the first mini- and 
time-sharing computers. As the first NSF 
director for computing (CISE), he led the 
NREN (Internet) creation. Bell has worked 
on and written articles and books about computer architecture, 
high-tech startup companies, and lifelogging. He is a member 
of ACM, the American Academy of Arts and Sciences, IEEE, the 
National Academy of Engineering, the National Academy of 
Science, and the Australia Academy of Technological Sciences 
and Engineering. In 1991, Bell received the US National Medal 
of Technology. He is a founding trustee of the Computer History 
Museum in Mountain View. Contact him at gbell@outlook.com.
Jack Dongarra participated as both a 
panelist and coauthor for this Virtual 
Roundtable. Please see the “About the 
Authors” section for his biographical 
information.
William E. (Bill) Johnston, now retired, 
was formerly a Senior Scientist and advisor 
to ESnet—a national network serving the 
National Research Laboratories and 
science programs of the US Department of 
Energy (DOE), Office of Science. Johnston 
led ESnet from 2003 to 2008, during 
which time complete reanalysis of the 
requirements of DOE’s science programs that ESnet supports 
was completed. Johnston has worked in the field of computing 
for more than 50 years, and he taught computer science at San 
Francisco State University at both undergraduate and graduate 
levels. He has a Master’s in mathematics and physics from San 
Francisco State University. Contact him at wej@es.net.
Horst Simon is deputy laboratory 
director for research and chief research 
officer (CRO) of Lawrence Berkeley 
National Laboratory (LBNL). His research 
interests include the development of 
sparse matrix algorithms, algorithms for 
large-scale eigenvalue problems, and 
domain decomposition algorithms. Simon’s recursive spectral 
bisection algorithm is a breakthrough in parallel algorithms. He 
has been twice honored with the prestigious Gordon Bell Prize, 
most recently in 2009 for the development of innovative 
techniques that produce new levels of performance on a real 
application (in collaboration with IBM researchers), and in 
1988 in recognition of superior effort in parallel processing 
research (with others from Cray and Boeing). Simon has 
attended every SC conference, and contributed to many 
papers, panels, and tutorials. He is also one of the TOP500 
authors. Contact him at HDSimon@lbl.gov.
Erich Strohmaier cofounded in 1993 
with Prof. Dr. Hans W. Meuer the TOP500 
project and has served as coeditor since. 
He is a Senior Scientist and leads the 
Performance and Algorithms Research 
Group at Lawrence Berkeley National 
Laboratory (LBNL). His research focuses on 
performance characterization, evaluation, 
modeling, and prediction for high-performance computing 
(HPC) systems and on the analysis and optimization of 
data-intensive large-scale scientific workflows. Strohmaier 
received a PhD in theoretical physics from the University of 
Heidelberg. He was awarded the 2008 ACM Gordon Bell Prize 
for parallel processing research in algorithmic innovation and 
was named a Fellow of the ISC conference in 2017. He is a 
member of ACM, IEEE, and the American Physical Society 
(APS). Contact him at estrohmaier@lbl.gov.
Mateo Valero is a professor at Technical 
University of Catalonia, UPC, and the 
director of the Barcelona Supercomputing 
Center. His research focuses on high 
performance architectures. He has 
published over 700 papers, served in the 
organization of more than 300 interna-
tional conferences, and given more than 
500 invited talks. Valero has been honored with the 2007 IEEE/
ACM Eckert-Mauchly Award; the 2015 IEEE Seymour Cray 
Award; the 2017 IEEE Charles Babbage Award; the 2009 IEEE 
Harry Goode Award; and the 2012 ACM Distinguished Service 
Award. He is an IEEE and ACM Fellow; he holds Doctor Honoris 
Causa from 9 Universities; and he is a member of 8 Academies. 
In 2018, Valero was honored with “Condecoración de la Orden 
Mexicana del Águila Azteca,” the highest recognition granted by 
the Mexican Government. Contact him at mateo.valero@bsc.es.
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proportionally reduced to allow al-
most perfect speedups. In retrospect, 
that first SC conference in 1988 started 
at exactly the right technological time 
to stimulate, share, and chronicle the 
development of the “post-Cray” era of 
computing. Even though the term “su-
percomputer” appeared in print in the 
early ’70s and by 1980 was understood 
to be the largest computer of the day, 
the 1988 conference served to establish 
the industry as more than a “niche,” 
but, more importantly, it communi-
cated the advances of three decades. 
COMPUTER: How have networking 
and supercomputing evolved over the 
years?
BILL JOHNSTON: Supercomputing 
and high-speed networking have 
evolved sometimes independently—
though they inform each other—and 
sometimes in concert. In the early days 
(1980s), network access to supercom-
puters was limited to remote job entry 
(a remote card reader) and basic job 
control at a few hundred bps. This was 
followed by implementation of the File 
Transfer Protocol (FTP) on supercom-
puters in the early 1990s as a means of 
getting remotely located data to super-
computer centers. 
COMPUTER: Is there an event or de-
velopment in supercomputer net-
working that stands out as a pivotal 
achievement?
JOHNSTON: A demonstration at SC91 
was arguably the first use of wide area 
networks to support a high-speed, 
TCP/IP-based distributed supercom-
puter application. The overall network 
topology of this network is shown 
in Figure 1a. The challenge was real- 
time remote visualization of a large, 
complex scientific dataset that was a 
high-resolution MRI scan of a human 
brain (see Figure 1b). The approach 
was to use a Thinking Machines CM-2 
and Cray Y-MP at the NSF’s Pittsburgh 
Supercomputer Center (PSC) to com-
pute the visualization of the dataset 
based on input from a workstation at 
SC91 (in Albuquerque). These param-
eters were sent to PSC where the CM-2 
and the Cray produced a visualization. 
This was then sent through a TCP cir-
cuit from the Cray into the just-built 
NSFNet 45 Mbps Internet backbone. 
NSFNet had for the first time been ex-
tended to the SC show floor, and SCInet 
was first setup to manage the confer-
ence networking. The SCInet LAN con-
nected a Sun workstation, where the 
images were displayed. The 15 (or so) 
Mbps that was achieved between the 
Cray and the Sun was sufficient to dis-
play about 10-12 frames/sec on the Sun. 
Typical of distributed applications, 
many components had to interoper-
ate to produce a functioning system, 
an especially difficult task in a wide-
area network. Computer scientists at 
Lawrence Berkeley Laboratory, PSC, 
and Cray Research addressed the prob-













Figure 1. (a) SC91 network topology between Pittsburgh Supercomputer Center (PSC) and Albuquerque, New Mexico, for the remote 
visualization demonstration; (b) remote (show floor) user interface for a real-time visualization of the human brain using distributed 
supercomputing resources across the NSFnet between the PSC and Albuquerque at SC91.
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running on three different computers, 
and especially debugging a newly de-
fined TCP option that made high-speed 
TCP possible in the wide area.7 
COMPUTER: What were some of the 
technological developments that cre-
ated new solutions and new problems 
to solve?
BELL: In 1988, while the efficacy of 
large-scale parallelism was demon-
strated, the problem of converting 
programs that ran on a mono-memory, 
multiprocessor supercomputer to a 
system running across 1,000 inter-
connected slower computers. It took 
a few more years before the circuit 
speed of CMOS crossed over the speed 
of ECL. In June 1993, a 1,024 computer 
Thinking Machines CM5, operating at 
a peak of 131 Gflops, executed Linpack 
at 60 Gflops to be the first-place win-
ner of the first TOP500 supercomputer 
list. In the same year, Cray Research 
abandoned plans to deliver their evo-
lutionary 32-processor computer that 
operated at a peak of 64 Gflops. Ironi-
cally, months later in November 1993, 
the second Top500 first-place winner 
was the Fujitsu Numerical Wind Tun-
nel (NWT) computer with 140 vector 
processor computers operated at 120 
Gflops. The NWT computer, basically 
a cluster, held the position through 
1996 with 170 processors. The first 
Intel Sandia cluster with 3680 com-
puters was at the top for the June 
1994 list. Thus, 1993 can be marked 
as the beginning of scalable, clus-
tered computing! In the same year, 
the first draft of the Message Passing 
Interface (MPI) standard was intro-
duced. A year later Donald Becker 
and Thomas Sterling distributed the 
Beowulf source code that controlled 
the interconnection and operation of 
a network of UNIX computers. Thus, 
at the end of the first five years, all the 
components were established. Figure 
2 shows the situation in terms of par-
allelism and performance beginning 
in 1987 with the Bell Prize winners 
kicking off the transition.
The 1988 through 2018 period can 
be trivialized by just noting that the 
number of parallel processing ele-
ments or cores went from 1024 nodes in 
1988 to 40,960 nodes with 10,650,080 
cores. The power required went from 
a few kW to 15,370 kW. I have argued 
with members of the community that 
the names, including single proces-
sor, constellation, MPP, and clusters, 
were essentially the same—multicom-
puter clusters. Constellation implied 
multiprocessor nodes, MPP implied a 
particular vendor network. An early 
SIMD was tried, made the list, and was 
abandoned. The SMP category was am-
biguous since it included supercom-
puters with vector processors and mul-
tiple microprocessors that I defined as 
“multis.” 
Thus, in 2018 every computer is a 
multicomputer of some kind, and the 
performance gains come from evolv-
ing the computer nodes with some 
form of accelerators beginning with an 
attached floating unit. In 2012 a graph-
ics processing unit (GPU) was added to 
the Cray Titan to establish it as the ar-
chitecture de jour. Sunway has evolved 
the powerful node architecture by 
building nodes with 260 processing el-
ements (cores), managed by a four-way 
multiprocessor.
COMPUTER: Taking the past as a refer-
ence, how do you see the current and 
future position of vector processors in 
the HPC space?
VALERO: The so-called “killer mi-
cros”8 wiped out the vector proces-
sors from the TOP500 list. This shift 
to commodity superscalar processors 
was driven by economics. In partic-
ular, the Accelerated Strategic Com-
puting Initiative (ASCI) resulted in 
supercomputers that were early rep-
resentatives of this shift: the ASCI Red 
from Intel, first in the TOP500 from 
June1997 to November 1999 and the 
ASCI White from IBM, number one 
from June 2000 to November 2001.  In 
any case, although there were few vec-
tor processors in the TOP500 list in this 
era, it was very ably represented by the 
Earth Simulator vector supercomputer 
from Japan, which dominated the top 
spot in 2002 and 2003 after the ASCI 
supercomputers. It should be added 
that in this supposedly stagnant era, 
some select companies such as NEC 
has continued to design pure vector 
processors “a la Cray” all the way from 
1983 to now.
Although few classical vector pro-
cessors could remain in the TOP500, 
their design philosophy continued to 















Figure 2. Three decades of performance and parallelism growth. While the Bell Prize 
winners demonstrated high degrees of parallelism, 1993 was the year a 1024 com-
puter Thinking Machines CM5 dominated performance.
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influence “killer micro” design and 
associated accelerators.9 For example, 
the inclusion of SIMD execution units 
in microprocessors could be consid-
ered as a pseudo-vector unit. The ear-
liest SIMD units operated on short- 
vectors of integer data. However, the 
SIMD units of today are starting to re-
semble traditional vector processors 
with their ever-increasing operand size 
(Intel AVX-512 operates with 512 bits) 
as well as by their added vector-like 
functionality, such as support for scat-
ter instructions in the Intel architec-
ture. In parallel with SIMD evolution, 
the architecture of 3D graphic acceler-
ators in the ’90s started evolving from 
narrow API-driven ASIC accelerators 
into a more generalized form of com-
pute called SIMT (Single Instruction, 
Multiple Thread), basically, a marriage 
between massive simultaneous mul-
tithreading and SIMD execution. The 
requirement to execute a SIMT instruc-
tion across multiple threads in lock-
step in the GPU back-ends made this 
execution model quite similar to that 
employed by vector processors. Com-
pared to NVIDIA GPUs, AMD’s GPUs 
resemble vector processors even more 
with their internal SIMD-vector units. 
These vector-processor–inspired GPUs 
laid the groundwork for an important 
market spanning 3D graphics, HPC, 
and, more recently, deep learning. 
Finally, some select machines with 
a unique architecture—such as the 
Roadrunner—borrowed from vector 
processors too. The Roadrunner was 
the first petaflops machine, number 1 
in the TOP500 list from June 2008 to 
June 2009, and it featured the Cell mi-
croprocessor from IBM.
In the meantime, the classical vec-
tor processors staged a comeback by 
borrowing from the “killer micro” 
ideas such as out of order processing. 
Led by pioneering academic designs 
in UC Berkeley10 and UPC Barcelona11; 
the idea of designing a “commodity” 
vector microprocessor became feasi-
ble. This then led to multiple tenta-
tive proposals by the industry, such 
as the Tarantula microprocessor from 
Compaq in 2000 and, finally, to the 
current “renaissance” of vector micro-
processors. Contemporary examples 
of vector microprocessors include the 
Intel Knights family of processors, the 
NEC SX-Aurora12 and Fujitsu’s Post-K 
supercomputer design.13 
COMPUTER: How would you char-
acterize the changes in HPC, espe-
cially since the rapid proliferation of 
microcomputers?
BELL: “Scalability” characterizes this 
past tri-decade. Clock speed only in-
creased a factor of 10, and gains were 
achieved by spending more to build 
by scaling—that is, replicating, adapt-
ing, and interconnecting thousands of 
smaller, powerful computers derived 
from the off-the-shelf personal com-
puting industry. The net result has 
been a gain of almost one thousand 
per decade measured by Linpack—
going from 2 Gflops (109) in 1988 to 
a likely 0.12 exaflops (1018) in 2018, 
or a factor of 60 million with thou-
sands of interconnected computers. 
The past 30 years is in contrast to the 
first tri-decade plus (1958–1993) that 
allowed Cray to focus on building the 
largest commercially feasible single, 
shared memory multiple vector pro-
cessor computer for executing FOR-
TAN. In 1958, the IBM 709 vacuum 
tube computer operated at roughly 10 
Kflops (103), for a tri-decade gain of 2 
Gflops/10 Kflops or a factor of 200,000 
with the benefit of a thousand-fold 
clock increase. 
By 1960, all computers were tran-
sistorized enabling higher density 
and faster clocks. Finally, hardware 
engineering vs. software and pro-
gramming challenge delineates the 
two tri-decades of high performance 
computing. A summary of the events 
marking progress over the last 60 
years is shown in Figure 3.
COMPUTER: Back in the 1990s, access 
to expensive supercomputers was a 
principal driver of the development of 
TCP/IP and high-speed interconnects. 
What sponsored network projects 
come to mind as being noteworthy 
during that time?
JOHNSTON: In the Corporation for 
National Research Initiatives (CNRI) 
Gigabit Testbeds (~1990–1994) projects 
supported by the NSF and DARPA, the 
Casa testbed’s goal was direct, long 
distance, high-speed communication 
between supercomputers. The Los 
Alamos National Laboratory (LANL) 
built an HIPPI (supercomputer local 
network) to SONET (wide-area optical 
network) gateway to interconnect su-
percomputers at LANL and SDSC. The 
800 Mb/s HIPPI was stripped across 
multiple 155 Mbps SONET channels 
over a network path that was about 
2,000-km long.14
The focus of the project was to in-
terconnect supercomputers a “meta-
computer” built from heterogeneous 
architecture systems. One goal was 
to couple an atmospheric circulation 
model running at one site with an 
ocean circulation model running at 
the other site.15
COMPUTER: How did the suitability 
of benchmarks for supercomputing 
evolve over time?
HORST SIMON: The simplest and most 
universal ranking metric for scientific 
computing is floating-point operations 
per second (flops). This benchmark 
would not be chosen to represent per-
formance of an actual scientific com-
puting application, but should very 
coarsely embody the main architec-
tural requirements of scientific com-
puting. We strongly felt that scientific 
HPC was largely driven by integrated 
large-scale calculations and therefore 
decided to avoid any overly simplis-
tic benchmarks, such as embarrass-
ing parallel codes, which could have 
ranked systems very high, even if 
they were otherwise unsuited for scien-
tific computing. To encourage participa-
tion, we wanted a well-performing code 
that would showcase the capability of 
systems while not being overly harsh 
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or restrictive. Obviously, no single 
benchmark can ever hope to represent 
or approximate performance for the 
majority of scientific computing ap-
plications as the space of algorithms 
and implementations is too vast to al-
low this. The purpose of using a single 
benchmark in the TOP500 was never 
to claim such representativeness, but 
to collect reproducible and compara-
ble performance numbers.  
Linpack is nowadays sometimes 
criticized as an overly simplistic prob-
lem. The HPL (High Performance 
Linpack) code comes with a self-ad-
justable problem size, which allowed 
it to be used seamlessly on systems of 
vastly different sizes. As opposed to 
many other benchmarks with vari-
able problem sizes, HPL achieves its 
best performance for large problems 
which use all the available memory 
and not for small problems which fit 
into the cache. This greatly reduces 
the need for elaborate run-rules and 
procedures to enforce the full usage 
of computer systems, which is sim-
ilar to what many applications do. 
These features made Linpack the 
obvious choice for our ranking. Hav-
ing selected a single benchmark for 
comparability implies several other 
limitations. In Linpack, the number 
of operations is not measured but cal-
culated with a simple formula based 
on the problem size and the computa-
tional complexity of the original algo-
rithm. Therefore, the TOP500 cannot 
provide any basis for research into 
algorithmic improvements over time. 
Linpack and HPL could certainly be 
used for such comparisons of algo-
rithmic improvements, but not in the 
context of the TOP500 ranking.
COMPUTER: Have the TOP500 data ever 
shown a change in the performance 
growth rate of installed systems?
STROHMAIER: While we started the 
TOP500 to provide statistics about the 
HPC market at specific dates, it became 
immediately clear that the inherent 
ability to track the evolution of super-
computer systems over time in a sys-
tematic way was even more valuable. 
Any edition of the TOP500 includes 
a mix of new and older installations, 
systems, and technologies. Figure 4 
shows the changes in performance 
growth since the introduction of the 
TOP500 list in 1993.
COMPUTER: From a networking per-
spective, what are some of the chal-
lenges that the community has encoun-
tered? What models and architectural 
approaches have been developed within 
the HPC community to mitigate these 
issues for the scientific user?
JOHNSTON: There were several rea-
sons ten years ago why remote user 
› 1957: FORTRAN (rst high-level programming language) introduced for scientic and technical computing
› 1961: Univac LARC, IBM Stretch, and Manchester Atlas nish the race to build largest “conceivable” computers
› 1964: CDC 6600—world’s fastest supercomputer until 1969
› 1967: Amdahl’s law is presented and further discussed at the Spring Joint Computer Conference in Atlantic City
› 1969: CDC 7600 replaces CDC 6600 as world’s number one
› 1976: Cray 1 installed in Los Alamos National Laboratory
› 1982: Cray X-MP—shared memory vector multiprocessor
› 1988: Cray 8-processor Y-MP announced operating at a peak of 4 Gops
› 1982/83: The distributed memory Caltech Cosmic Cube becomes operational with 8/64 nodes
› 1987: nCUBE (1024 nodes) delivers 400-600 speedup on specic applications and the team at Sandia National Labs wins rst Gordon Bell Prize
› 1988: First Supercomputing conference
› 1993: Top500 established at prize using Linpack Benchmark and CM5 is the rst winner
› 1994: The Beowulf cluster kit recipe for low-cost multicomputers and the MPI-1 Standard are published
› 1995: Launched ASCI > the Advanced Simulation and Computing (ASC) Program
› 1997: The ASCI Red (1 Tops) becomes operational at Sandia National Labs, with 9152 nodes
› 2002: The Japanese Earth Simulator stays for 3 years as the fastest supercomputer at 35 Tops
› 2008: IBM BlueGene at Los Alamos National Laboratory reaches the Pops barrier (1.5 Pops)
› 2012: Cray Titan (17.6 Pops) demonstrates the use of GPU and CUDA
› 2016: The Chinese Sunway Taihulight supercomputer achieves 93 Pops with 40,960 3.5 Pops nodes composed of 10M cores
› 2018: At 122 Pops, Summit is less than an order of magnitude away from the Exaops barrier
First tri-decade of mono-memory computing evolution to supercomputers.
Multicomputer machines become useful and cost-effective
Figure 3. Supercomputer evolution events.
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data transfer rates to supercomputers 
had not significantly increased. LAN 
network devices are frequently poorly 
configured for, or even incapable of, re-
ceiving high-speed data streams from 
WAN devices. Storage systems have the 
ability to move data at high speed in the 
LAN but are rarely configured to move 
data at high speed in the WAN environ-
ment. Site security at universities and 
laboratories was typically handled by 
a (relatively low performance) firewall 
through which all traffic had to pass to 
get to computing systems on campus. 
This is not a problem for thousands of 
simultaneous small data streams (e.g., 
web traffic), but is a severe impediment 
for high-speed, long-duration streams 
for data-intensive science.
To achieve end-to-end high-speed 
data throughput for large volume sci-
ence data all of these issues had to 
be addressed. Discussions between 
ESnet (DOE’s Office of Science’s WAN 
network) and the NERSC supercom-
puter center in the early part of 2000 
established some basic principles 
from which ESnet developed a net-
work architecture called the “Sci-
enceDMZ” that addressed the issues. 
The ScienceDMZ is a special campus 
network domain that is built outside 
the site perimeter but directly adjacent 
to the site LAN so that it can share LAN 
connections with the site. It consists 
of a WAN-capable network device, and 
a small number of high-performance 
data transfer systems (“data transfer 
nodes” [DTN]). The DTNs typically also 
have a connection to the campus LAN 
that does not go through the site fire-
wall, but data transfers in either direc-
tion have to be initiated from within 
the site. The control channels for these 
transfers go through the site firewall. 
Cybersecurity within the ScienceDMZ 
is accomplished by well understood 
server configurations on the DTNs that 
only run software needed to do data 
transfer. Access control is managed 
with an access control list (ACL) on 
the ScienceDMZ WAN network device. 
These ACLs restrict access to external 
sites that are identified as collaborators 
that have a valid reason to exchange 
data with a scientist on campus. This 
concept has been very successful and 
is now deployed at more than a hun-
dred laboratories, research universi-
ties, and supercomputer centers.16 
The national research and educa-
tion networks (NRENs) of the Ameri-
cas, Europe, and Southeast Asia have 
extended their multi-hundred Gbps 
backbones across the Atlantic and Pa-
cific oceans, providing high-speed data 
access internationally. (Transatlantic 
R&E bandwidth now at record-breaking 
740 Gbps.) Such high-speed networks 
are essential for getting very large 
amounts of data from instruments to 
supercomputers.17 
ESnet has deployed 400 Gbps link 
technology, providing NERSC comput-
ers with remote access to cache disks 
and mass storage systems. A similar 
approach is used at CERN where the 
local disk cache is divided across the 
CERN Geneva site and the Wigner Data 
Center in Budapest. This technology, 
probably at the Tbps level, will also 
likely be used to connect the next gen-
eration Linac Coherent Light Source at 
the SLAC laboratory to NERSC.
Since the 1980s, network access to 
supercomputers, and the correspond-
ing ability to move vast amounts of 
data to and from supercomputers, has 
increased by more than nine orders 





















1996 1998 2000 2002 2004 2006 2008 2010 2012 2014 2016 2018
1 Eops
Figure 4. Performance development of supercomputers as tracked by the TOP500. The green line shows the performance for the 
highest-performing system on the list, the light blue line for the lowest system (No. 500), and the dark blue line shows the sum of the 
performance of all systems on the TOP500.
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on improvements in architectures, 
software, operating systems, and net-
work technology, much of which was 
enabled by research and development 
funding from science-oriented gov-
ernment agencies.
COMPUTER: What are you looking 
for primarily in an additional comple-
mentary benchmark for the TOP500?
DONGARRA: Most requests for new 
benchmarks usually center on the 
argument that Linpack is—at least 
at present—a poor proxy for applica-
tion performance and that a “better” 
benchmark is needed. When HPL 
gained prominence as a performance 
metric in the early 1990s, there was a 
strong correlation between its predic-
tions of system rankings and the rank-
ing realized by full-scale applications. 
In these early years, computer system 
vendors pursued designs that would 
increase HPL performance, thus im-
proving overall application function.
However, many aspects of the phys-
ical world are modeled with PDEs, 
which help predictive capability, aid-
ing scientific discovery and engineer-
ing optimization. The High-Perfor-
mance Conjugate Gradients (HPCG) 
benchmark18 is a complement to the 
HPL benchmark and now part of the 
TOP500 effort. It is designed to exer-
cise computational and data access 
patterns that more closely match a 
different yet broad set of important ap-
plications, and to encourage computer 
system designers to invest in capabili-
ties that will impact the collective per-
formance of these applications. 
COMPUTER: How do you see the fu-
ture developments of supercomputer 
performance rankings?
SIMON: Clearly, the current approach 
for compiling the TOP500 cannot ad-
dress truly novel architectures such 
as neuromorphic systems or quantum 
computers. Should a market for such 
systems develop, very domain-spe-
cific approaches to benchmarking and 
ranking would need to be developed, 
which is very like the situation for data- 
intensive computing.
The TOP500 collection has enjoyed 
incredible success as a metric for the 
HPC community. The trends it ex-
poses, the focused optimization efforts 
it inspires and the publicity it brings 
to our community are very import-
ant. As we are entering a market with 
growing diversity and differentiation 
of architectures, a careful selection of 
appropriate metrics and benchmarks 
matching the needs of our applica-
tions is more necessary than ever.  
HPL encapsulates some aspects of 
real applications such as strong de-
mands for reliability and stability of 
the system, for floating point perfor-
mance, and to some extent network 
performance, but no longer tests mem-
ory performance adequately. Alterna-
tive benchmarks as a complement to 
HPL could provide corrections to indi-
vidual rankings and improve our un-
derstanding of systems but are much 
less likely to change the magnitude of 
observed technological trends. 
COMPUTER: Do you see any emerging 
applications outside of the classical 
HPC domain? How about the appli-
cability of supercomputing ideas to 
databases, personalized medicine or 
deep neural networks? 
VALERO: Modern applications such as 
deep neural networks (DNNs), database 
management systems (DBMSs) for big 
data, and personalized medicine (PM) 
are much more amenable for efficient 
execution on vector processors. Note 
that current DNN applications typi-
cally feature multiply add operations 
on huge vectors of data and can ben-
efit from vector architectures as well 
as DBMSs and PM applications such as 
gene sequencing that operate on very 
long vectors with integer operations. 
BELL: The massive computer cluster 
with highly parallel computing nodes 
describes today’s architecture path. 
Will this general structure be ade-
quate to get to exaflops and beyond, 
with a clock speed stalled at a few 
GHz? So far two paths have emerged 
based on advances in AI including the 
construction of large neural nets for 
recognition: specialized chips, such as 
Google’s TPU and FPGAs programmed 
for the application. 
COMPUTER: Networking is just one el-
ement of an HPC infrastructure as re-
flected in the SC conference topic areas 
SUPERCOMPUTING HISTORY 
PRESENTATIONS
 » Gordon Bell, “View of History of Supercomputers,” presentation, Law-
rence Livermore National Lab, 24 April 2013; https://www.youtube 
.com/watch?v=e5UbGgRGGOk.
 » Gordon Bell, “Three Decades of the Gordon Bell Prize,” presentation, 
Frontiers of Computing, March 2017; https://www.youtube.com 
/watch?v=NZIG0o3_3No.
 » Gordon Bell, “Marking 30 Years’ History of the Gordon Bell Prize,” presenta-
tion, SC Conference, Nov. 2017; https://youtu.be/4LCXbpssV1w.
 » Jack Dongarra, Erich Strohmaier, and Horst Simon, “Top500: Past, Present, 
and Future,” presentation, SC Conference, Nov. 2017; https://youtu.be 
/eIZZbfrW87M.
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that have come to include not just per-
formance and networking, but also 
storage, data analytics, and visualiza-
tion. What project do you consider an 
exemplar of a current state of the art 
infrastructure?
JOHNSTON: By far the largest scien-
tific experiment today is the Large 
Hadron Collider at CERN. Data from 
the several detectors/experiments 
on the LHC are distributed to several 
thousands of scientists at some 200 
institutions in more than 40 countries 
for analysis. This results in petabytes/
day of data movement. Some of this 
involves the use of supercomputers, 
but even more so the technology and 
skills needed to accomplish this sort of 
data management are moving into the 
supercomputing environment as su-
percomputers are increasingly used to 
manage and analyze the vast amounts 
of data from modern scientific instru-
ments. These instruments are almost 
always remote from supercomputers 
and involve collaborations that are 
widely distributed. Moving petabytes 
of data into and out of supercomputer 
centers from remote experiments re-
quired new technologies.
COMPUTER: How do you see the ho-
listic approach between applications, 
programming models, runtime sys-
tems and architecture in the future 
supercomputers?
VALERO: Looking forward, we see 
three developments that might fa-
cilitate the resurgence of vector pro-
cessors: technology evolution, emer-
gence of modern applications, and 
runtime-aware architecture. Let us 
consider each in turn. In a back-to-the-
future sense, technological advances, 
similar to the early vector supercom-
puter period, drive the new vector re-
naissance. For example, the memory 
stacking technology such as HBM, 
which delivers high bandwidth DRAM 
systems, is hugely advantageous 
for vector processor designs since it 
provides a good technology solution 
to the issue of high bandwidth re-
quirements of vector processors. We 
envisage that instruction set archi-
tectures (ISA) supporting operations 
on long vectors or matrix structures 
will play an important role in the fu-
ture. The high semantic level of such 
operations and their tight coupling to 
modern runtimes will allow program-
mers to convey semantic information 
they already have (on locality, depen-
dences) to the architecture, reducing 
the need to rediscover as it has been 
done in current scalar ISAs. This will 
allow decoupling the frontend and 
backend of processors and to explic-
itly manage locality (long register 
files, “command vectors”) optimizing 
the memory throughput. 
To summarize—vector proces-sors were paramount at the very beginning of supercomputing 
from the Cray 1 in 1976 to the Convex 
C4 in 1994. Despite the “Attack of the 
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Killer Micros,” vector processors never 
disappeared and now they could be the 
crème de la crème of supercomputers 
once again. In addition, ISA operations 
that represent a very large amount of 
work offer the possibility to keep active 
a large number of functional units. This 
will allow the development of energy 
efficient systems for dedicated highly 
critical applications such as AI applied 
to personalized medicine or self-driven 
vehicles. Programming models and 
runtime systems will need to adapt and 
support this new approach driving the 
supercomputing performance well be-
yond the exascale barrier. 
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